Abstract: In this article, a fractional-N reference sampling phase-locked loop (PLL) (RSPLL) is presented. A capacitorbased digital-to-analog converter (CDAC) is implemented at the output of the ...
Click the FOLLOW button to be the first to know about this artist's upcoming lots, sold lots, exhibitions and articles ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback